Abstract
Optimization Challenges in Transistor Sizing
Chandu Visweswariah
IBM Systems and Technology Group
The first half of this presentation will describe the application of
state-of-the-art nonlinear optimization techniques in a production
transistor sizing tool geared towards custom circuits. Special
techniques are employed to ensure efficient convergence. In the second
part, some of the deficiencies of current nonlinear optimization methods
will be pointed out, along with enumeration of interesting problems that
could be solved if the deficiencies are overcome.
state-of-the-art nonlinear optimization techniques in a production
transistor sizing tool geared towards custom circuits. Special
techniques are employed to ensure efficient convergence. In the second
part, some of the deficiencies of current nonlinear optimization methods
will be pointed out, along with enumeration of interesting problems that
could be solved if the deficiencies are overcome.
No video available